Abstract-We present a methodology to simulate industrial integer-N phase-locked loops (PLLs) at a verification level, as accurate as and faster than transistor-level simulation. The accuracy is measured on the PLL factors of interest, i.e., locking time, power consumption, phase noise and jitter (period and long-term). The speedup factor tends to the division ratio N for device-noise simulations. We develop a unifying technique which is able to deal with both noise-free and device-noise analyses, taking into account nonlinear and second-order effects visible at transistor-level simulation only, whereas previous works focused on one of the two analyses, separately. The procedure is based on oscillator's sensitivity analysis and on the creation of a phase macromodel for the voltage-controlled oscillator ( 
I. INTRODUCTION

C
IRCUIT miniaturization (Moore's law) and diversification (More than Moore) are very common trends in the electronic world. These imply high-volume, power-efficiency and functional heterogeneity in integrated circuit (IC) and System-on-Chip (SoC) designs, all while increasing performance (e.g., extended battery life of portable devices, potentially faster computations, patient monitoring through wearable medical devices). However, these trends also result in an increased complexity of the design and verification process in the Electronic Design Automation (EDA) industry: design considerations, i.e., Process, Voltage and Temperature variation, power consumption, process constraints and sensitivity to noise have to be taken into account.
Manuscript received June 13, 2016 The verification process of ICs incorporating intellectual property blocks heavily relies on pre-and post-layout SPICE simulation. There is a constant request to increase the simulation speed, while keeping a high accuracy in order to run more tests and other statistical analyses (e.g., Monte Carlo). Circuits for which even Faster-SPICE engines have very long simulation time are the phase-locked loops (PLLs). PLLs find wide applications in areas such as communications, wireless systems, digital circuits and medical devices. These are still medium size circuits (10 3 − 10 4 active devices and 10 3 − 10 5 linear devices) but designers want to simulate them for a period of physical time that is orders of magnitudes higher than the characteristic time of the circuit meaningful phenomena [1] (e.g., at 45nm the rise/fall time is 10 −12 seconds while the PLL calibration/lock could be in the range of 10 −3 seconds). Besides, to validate the design in the presence of noise sources acting on the circuit, the analysis becomes more time-consuming to see modulation effects and spectral purity of the generated signal. All this translates into a long Time-to-Market.
PLLs are multi-rate circuits, i.e., described by differential equations with widely separated time constants (fast-and slow-varying dynamics). Consequently, time-domain numerical methods require a huge number of time points where to compute the solutions. When used as frequency synthesizers (divider block in the feedback loop), PLLs can be classified as integer-N and fractional-N. They generate a signal with high oscillating frequency f out from a slower reference with f re f . When switched on, a PLL has a transient behavior followed by a locking condition, in which f out = N · f re f and the phase difference between the two signals is constant.
The factors which industries are interested in are power consumption, locking time, phase noise and jitter. Estimation of average power consumption is very important for portable devices, as well as it is related to the life of the circuit's components [2] ; locking time determines the instant in which the PLL starts to work properly (transient effects die out and a periodic steady-state (SST) is approached) and is a measure of how fast the PLL responds to a frequency sweep; jitter and phase noise [3] , [6] are two key-factors identifying the quality of the produced signal (in the locked state), important to assess when the PLL is used to produce a clock driving other blocks or to quantify inter-channels interferences for communication systems. All these characteristics are usually extracted through time-domain simulations, which are currently the most reliable for this purpose.
Since all the factors of interest mentioned above are equally important, and to the best of our knowledge a single method to extract all of them is still missing in the state-of-theart, we propose a technique, targeted to integer-N PLLs with high N, to accurately estimate them while accelerating noise-free and device-noise simulations (for any kind of noise), by replacing only the VCO and divider block with a phase macromodel (for fractional-N PLLs, some works have been done in, e.g., [4] , [7] and [8] ). We are motivated in creating a phase model just for the VCO and divider (seen as a single oscillator) since the perturbation theory on oscillators is robust [13] , while doing so for the other PLL's blocks might require simplifications on the circuit's behavioral model, resulting in a loss of accuracy with respect to transistor-level simulations. Besides, our methodology is based on well-known analyses in the circuit simulation area, i.e., SST computation-based methods (Harmonic Balance (HB) [9] or the Shooting method [10] ) and SST noise analyses (the conversion matrix method [11] , [12] or the perturbation projection vector (PPV) [13] , [14] ) for the construction of the phase macromodel, so that designers could be able to validate it with a little effort. The creation of the phase model can be done, e.g., in Verilog-A language, enriching it with equations and input parameters we provide here, together with guidelines for our procedure, with some remarks on how to automate it.
The remainder of this paper is organized as follows. In Section II we present the problem of long simulation time for PLLs and the state-of-the-art. In Section III we describe our methodology, based on oscillators' perturbation and periodic circuit analyses, as well as we formalize the factors of interest and how they are estimated from both standard transistorlevel simulation and with our macromodel. At the end of this section, we provide guidelines to test/implement the method. In Section IV we show results from simulating two industrial PLLs with division ratio N = 25 and N = 50, respectively. Section V is devoted to conclusions and some future perspectives.
II. PROBLEM FORMULATION
Usually, a circuit is described by a system of nonlinear differential algebraic equations (DAEs) of the form
to solve for t ∈ [t 0 , t end ], which comes from applying the Kirchhoff's current/voltage laws and branch equations to the circuit. In (1), x(t) ∈ R n is the vector-solution of dimension n, q(·), i (·) : R n → R n are the nonlinear functions of the dynamic and static elements, respectively. b(t) ∈ R n is the vector of time-varying and constant sources; for a device-noise simulation, some of its components are enriched with equivalent, random noise sources, making (1) a set of stochastic differential equations. A time-domain analysis can be performed by numerical integration schemes on (1) within
The simulation time is then affected, among other factors, by the time step taken during the integration scheme. For PLLs, the time step is related to the signal with the highest frequency, thus a huge number of steps needs to be retained especially for PLLs working at GHz frequencies. Besides, when running a device-noise simulation, the time step is even more limited because of the large noise frequency bandwidth to consider and to discriminate between numerical and (equivalent) physical noise. In fact, due to unavoidable numerical errors introduced by, e.g., integration schemes (truncation of high-order terms in approximating continuoustime with finite-difference derivatives), the time step has to be taken small enough to properly compute waveforms' zero-crossing values, useful to extract phase noise and jitter as post-processing procedures, which are not error-free routines. Furthermore, these last two metrics require a long simulation time when the PLL is locked, in order to see the effect of the noise on the PLL's output period (for jitter) and to compute the output signal's power which is spread around its frequency (for phase noise). All this results in an intractable simulation time.
In the literature, many works have been done to speed up PLL's analyses, both at design level (where accuracy can be sacrificed in favor of a faster simulation), and at the verification level (where accuracy is more important). Some are based on behavioral models (partial or full replacement of PLL's blocks by macromodels), while others on full transistor-level description of the circuit. However, none of them reports all the factors of interest we mentioned before. Hereafter, we list a few works.
In [16] , the authors present an approach for phase noise behavioral simulation of charge pump-PLLs at steady state. They provide closed-form expressions for PLL blocks' noise transfer functions to extract the phase noise spectrum. However, their method assumes the PLL is in its SST, thus no power consumption nor locking time can be extracted during transient behaviors. The same assumption (PLL at SST) was made in [3] for integer-N PLLs and in [4] for fractional-N PLLs, where the circuit's blocks are recast as phase macromodels to predict phase noise and jitter. Neither locking time nor power estimation at SST are computed.
In [17] , the authors use phase macromodels for each PLL's block. They compute perturbation-projection vectors [13] for different VCO's steady states, and interpolate the operating regions through a trajectory piecewise linear (PWL) approach. By doing so, they are able to simulate the PLL's transient and SST periods, reporting a huge speedup factor. Nevertheless, they build a phase model for the charge pump with an ideal response. Phase models are robust for oscillators, whereas for other blocks simplifications might generate over-or underestimations of noise effects on the whole circuit. Besides, no power consumption nor jitter results are reported.
In [18] , they present a method targeted to PLLs' noise performance with respect to variation of some parameters. They use three different Fourier expansions for the VCO, PLL's input signal and noise, respectively. The authors report phase noise quantities, but neither clear speedup nor the other factors of interest.
Lastly, [19] describes an algorithm for multi-rate circuit simulation based on spline wavelets. They decouple fast and slow dynamics by means of an adaptive time-grid, and apply different time steps to slow and fast dynamics. However, they do not deal with noise analyses, which imposes small time steps with a possible consequence of decreasing the benefit from the multi-rate approach.
Instead, we develop a single methodology to extract all the PLL's factors of interest. This technique can be use at a verification stage, where transistor-level simulation is considered the most reliable analysis to assess the quality of the circuit. Besides, to model the effect of noise sources at the output of our macromodel, we provide different formulas representing VCO's phase noise shapes that we have identified, which makes our procedure a general one, independent of the oscillator technology.
III. METHODOLOGY
Here we describe our technique, as well as formalize the factors of interest, and finally show the steps to test/implement the methodology.
A. Noise-Free Analysis
To speed up time-domain simulations we need to reduce the number of time steps, which are retained according to the fastest-varying dynamic, i.e., the VCO's output. By replacing the VCO and divider by a single phase macromodel (that we call VCODIV ), we eliminate the VCO's output and keep all the other VCO's and divider's pins, interfaces with the rest of the PLL which is still at transistor level. By doing so, the macromodel is characterized by a phase equation, whereas the other PLL's components are modeled by voltage/currentdomain equations (which common simulators deal with). Thus, we need to create a link between the phase equation and the modified nodal analysis form.
An integer-N PLL block model is shown in Fig. 1 . The circuit's intrinsic behavior consists in adjusting the VCO's control voltage value v c (t) such that in the PLL's SST the oscillator produces a periodic output signal with frequency f out . Before the locked state, the PLL has a transient period, in which we say that it is characterized by a "set of (perturbed) SST conditions", each of them with a specific When we replace the VCO and divider in Fig. 1 with a phase macromodel, we need to specify the contribution of the VCODIV to the Kirchhoff's laws at each model's pin. We use equivalent sources at the pins, as depicted in Fig. 2 
) can be the current at one of the VCODIV power supply (related to either the VCO or the divider), and
, with T out = 1/ f out the period at SST. The SST solution is computed through HB or Shooting, extracting the Fourier coefficients and f out . Thus, we reconstruct the equivalent sources through inverse truncated Fourier series
with θ (t) the phase deviation (in radians) and N h the number of harmonics. Alternatively, if Shooting is used to compute the SST, one has a number of solutions within one period of the oscillating waveform. Then, to extract the perturbed version of the SST solution at time t + θ(t ) 2π f out , one can interpolate the solutions
Next, we show a law for θ (t) governing the macromodel. Our analysis is based on the VCO's nonlinear relation f out vsv c , i.e., how f out varies with respect to variations of v c . E.g., for a linear VCO model, it is
with K vco the constant slope of the f out vsv c curve. During a time-domain simulation, v c (t) might take values from a DC solution V c,DC to the supply V dd . Besides, because the curve is generally nonlinear, we cannot use directly (3) to characterize the phase macromodel. Instead, the global phase law is obtained by combining a set of constant slopes K macro,i , each of which is the sensitivity of the VCO's phase/frequency to variation of its control voltage, valid around the corresponding V c,sst,i , as
The phase-deviation equation, due to perturbation of the VCODIV's control pin, reads as
with θ c (0) = 0 and
where V c,l , V c,l+1 are the values for which a switch happens between two consecutive SSTs, with l = 1, 2, . . . , p − 1. Fig. 3 shows the original, nonlinear curve (data) approximated through the PWL curve K macro (V c,sst,i ), whose i th line K macro,i is computed with (4) around ( f out,i , V c,sst,i ), for which the i th set of Fourier coefficients SST i (diamond) is extracted and used within the switching points
By definition, K macro,i in (4) is the oscillator's phase sensitivity with respect to small perturbations acting at the control pin node. Related to that node, K macro,i corresponds to the DC Fourier coefficient (or time average value) of the oscillator's PPV, under a quasi-static assumption. Thus, we have that P PV DC,c,i = K macro,i for the i th point in the f out vsv c curve. Since the PPV is valid for small perturbations around a periodic solution, one can compute several PPVs in the f out vsv c curve and use the right DC coefficient between two switching points.
In case multiple SST conditions are needed, θ tot (t) in (2) is of the form
This formulation is valid by ensuring a smooth passage between different SST parameters. This in turn is achieved by ensuring that the phase in (2) is continuous in correspondence of the switching points in the f out vsv c curve.
In fact, two consecutive SST waveforms are characterized by different oscillating frequencies, say f out,1 , f out,2 , and offset phases θ 1 , θ 2 . At a switching point we have to avoid discontinuities due to abrupt changes of frequency and phase values. We smoothen the change of frequencies by integration and align the offset phase of the different SSTs (the phase offset is extracted from the SST analysis and is random, since autonomous oscillators have no phase reference). Formally, at the switching point we have to ensure that
It might be that θ 1 = θ 2 . So, in correspondence of each SST we remove the actual phase offset θ i . The final phase θ tot (t) in (2), for noise-free analysis, is
where f mid can be chosen as the centered frequency in the f out vsv c curve and θ c (t) obtained by solving (5) .
Remark: This work is similar to [5] . However, we provide a clearer relationship f out vsv c to approximate the curve as close as possible to the originally nonlinear one, through a method which chooses the points in the curve where to extract the Fourier coefficients. Clearly, the method is not unique, but it has to minimize the phase errors between transistor-level's and macromodel's simulations, which in turn determines the accuracy of locking time estimation for a large sweep of the reference signal's frequency, as well as power consumption at PLL's SST and during transient. Besides, the PWL approach was presented in [22] together with the use of a phase macromodel for VCO and divider, extracting locking time estimations, but neither power consumption nor noise figures are obtained. The PWL approximation was also used in [23] , but with assumptions on the type of phase/frequency detector and loop filter. Our technique is instead independent of the PLL's blocks type under analysis.
Regarding the currents at the VCODIV supply pins from which we extract average power consumptions, we use firstorder interpolation of the DC Fourier coefficients, computed at the different SSTs. The i th coefficient estimates the instantaneous average power consumption as P avg = I DC,i · V dd (with I DC,i from the VCO or divider), which is supposed to match the value of the transistor-level's one during the simulation when v c (t) = V c,sst,i . Instead, when v c (t) ∈ (V c,sst,i , V c,sst,i+1 ), we approximate the macromodel's supply current as
where s macro is the i th line intersecting two consecutive SST points, with the values of the control voltage and DC currents available from HB or Shooting.
However, the interpolation on the supply currents produces an error in the approximation of the VCODIV power consumption through (7) with respect to the transistor level, especially during the transient period of the PLL. The error is due to i) the assumption that when v c (t) = V c,sst,i , average supply currents from the transistor level and macromodel simulations during the transient period are same, but this is not entirely true since we extract I DC,i from an SST-based analysis, thus neglecting the "transient nature" characterizing the evolution of the corresponding transistor-level waveforms, and ii) discrepancies between v c (t) from the transistor-level and macromodel simulations. The first error source is hard to remove, but we can improve the approximation related to differences in control pin dynamics.
In the following section, we shall provide a way to minimize the error of the control pin evolutions. Since both the macromodel's output phase (6) and the supply currents (7) are related to v c (t), the minimization of the error from the control pin dynamics implies reducing both phase and supply current errors.
1) Building the Macromodel to Minimize Phase and Power Measurement Errors:
To build the macromodel, an automated procedure needs to select the control pin voltages V c,sst,i , for some i , and to perform HB (or Shooting) at those points. We propose a greedy algorithm selecting the points with the goal of reducing the error between transistor-level's and macromodel's control pin dynamics. If v c (t) from the macromodel will be close as much as possible to that from the transistor level, then frequency (or phase) variations will match as well. This means that we need to accurately approximate the original f out vsv c curve with the PWL one. The PWL approach creates a frequency error with respect to the transistor-level curve between any two consecutive SST points. To minimize this error, we proceed as following: assume we have already computed two SST points, thus we know the sensitivity K macro,i and the pairs (V c,sst,i , f out,i ) and (V c,sst,i+1 , f out,i+1 ), where the error of the macromodel's approximation is supposed to be minimum. Taking a look at Fig. 3 and drawing a line intersecting two consecutive SST points (diamonds), the point
can be easily computed. We check whether the condition
is satisfied, with tol f ∈ [0, 1] an a-priori fixed tolerance and f macro is the macromodel's frequency at the switching point v c (t) = v * (circle). Note that (8) is a condition stricter than the one which checks on f = f translev − f macro , the actual difference between the transistor-level's and the macromodel's frequencies at the switching point, since | f line | ≥ | f |, but it just requires the knowledge of available information (the SST pairs and the i th sensitivity) without the need to perform an SST analysis at the switching point in case (8) is satisfied. Besides, we expect to minimize the error of the supply currents due to the interpolation (7), because it is related to the quality of the approximation of the f out vsv c curve.
If (8) is satisfied, then we consider that the macromodel produces phase and average supply current evolutions close to the transistor-level's ones when, during simulation, the VCODIV's control pin takes values within [V c,sst,i , V c,sst,i+1 ); otherwise an SST analysis will be performed on v * (becoming an SST point), and other two switching points will be created around it and checked with (8).
B. Device-Noise Analysis
When a device-noise simulation is required, equivalent current/voltage noise sources are connected to each circuit's component. Thus, the right-hand side of (1) is augmented with an additional term representing those sources, and the DAEs become stochastic. The same numerical integration schemes are used as for a noise-free analysis, but the time step has to be reduced, because values of the equivalent noise sources are small and their frequency content (better represented in terms of power spectral density (PSD)) has to be wide enough to include white noise effects [20] .
Noise affects the behavior of circuits. It perturbs current and voltage waveforms, causing deviations of their parameters (e.g., amplitude, phase) from their nominal values (in the absence of noise). In PLLs, special attention is given to the effects of noise on the phase of the VCO's output signal, from which jitter and phase noise are extracted. Amplitude noise is not as much important, especially when oscillators are orbitally stable [13] and there are amplitude-limiters placed after the VCO's and divider's output in the PLL. Thus, in building the macromodel we account for phase deviations only and in particular frequency-modulation effects due to noise [21] , because the VCODIV model represents an autonomous system.
Next, we describe a novel method to incorporate noise effects into the VCODIV's output, which are under the form of two time-dependent phase-deviation signals θ noise,vco (t) and θ noise,div (t), due to (white and flicker) noise generated from the VCO only and divider only, respectively. Then, during a device-noise simulation of the PLL with the VCODIV, we add the phase deviations to θ tot (t) in (6), to reconstruct the VCODIV's output which now accounts for variations of the control pin and noise sources, i.e.,
The θ noise,vco (t) and θ noise,div (t) are obtained once the phase noise's PSDs of the VCO's and divider's outputs are known [24] . The PSDs are extracted when building the macromodel through SST noise analyses. A common oscillator's phase noise shape is approximated by where f is the frequency offset from the VCO's output frequency at PLL's SST, c f l is the noise power level related to flicker noise, c wh is the level of the white noise and c f loor is due to remaining noise floor [3] , [6] . From an SST noise analysis on the VCO, the simulator computes S θ,vco ( f ) for some f in the spectrum of interest; then, by inspecting the shape of S θ,vco ( f ), the noise levels c f l , c wh and c f loor are extracted. This can be done for each retained SST point and the power levels are interpolated (as for the supply currents) to provide the correct values corresponding to those characterizing the phase noise of the PLL's output when the circuit is locked. Then, during a device-noise simulation the simulator computes
with n cl (c f l , t), n wh (c wh , t) and n f loor (c f loor , t) functions generating time-domain, noise signals from the knowledge of their power content [24] (available in Verilog-A as well). Note that (11) is the time-domain formulation of (10). Other phase noise shapes and related formulas can be identified, depending on the topology of the circuit. E.g., in Fig. 4 one can note that the slope of the region starting from f c = 80MHz is steeper than -20dB per decade (characterizing white noise region). This effect can be seen as an equivalent low-pass filtering of S θ,vco ( f ) in (10) at its tail, i.e., a filterlike transfer function with 0dB flat spectrum before the corner frequency f c , and -10dB after that frequency which determines a multiplicity equal to one for the filter's pole. The phase noise shape in Fig. 4 can be formulated (in power) as
that in time domain is equivalent to
In this case, during the simulation of the PLL with the VCODIV, the additional equation (13) is solved for θ noise,vco (t) by the simulator, with θ 1 (t) obtained as in (11) .
In conclusion, to compute θ noise,vco (t) from S θ,vco ( f ), the simulator inspects the shape of S θ,vco ( f ), fits the coefficients c f l , c wh , c f loor and use the functions n f l (c f l , t), n wh (c wh , t) and n f loor (c f loor , t) . The same strategy is used to compute θ noise,div (t) due to device noise in the divider, for which the noise functions used are n f l (c f l , t) and n wh (c wh , t) .
In alternative to the presented method to account for devicenoise's effects on the VCODIV's output phase, the PPV theory can be exploited.
Remark: A rule of thumb for a device-noise analysis is to set the maximum frequency f max for the noise sources as 10 to 20 times the f out , which translates into a tight constraint for the maximum allowed time step in the simulation. Instead, since we take into account for high-frequency noise folding into the VCO spectrum when we compute S θ,vco ( f ) through the SST noise, we can set f max = f vco /2, then release the time step and further gain in simulation time.
C. Factors of Interest
In this section we define and show how to extract the PLL's factors of interest after simulations of the transistor-level circuit and that with the VCODIV, as post-processing routines. A relative error to check the accuracy of our methodology is provided as well.
Locking time: Assume we run a noise-free simulation on a integer-N PLL with reference frequency f re f 1 ; then, when the transient dies out and the PLL reaches its SST, the PLL's output frequency is f out = N · f re f 1 . At time t 1 we sweep the reference frequency to f re f 2 and the PLL has another transient period. At time t 2 , the PLL reaches again a locked state with f out = N · f re f 2 .
We can define the locking time (in seconds) as
This formulation is valid for both transistor level and macromodel. Another way to estimate locking time is by changing the divider's ratio N during simulation, as done in [25] , where the authors take into account the dynamical properties of the oscillator related to an abrupt change of N. Instead, here we are limited to locking time estimation for a reference frequency sweep, but the dynamic information could be incorporated in our model in case loop filter and other blocks' gain parameters are available.
Average power consumption: Usually, in a PLL simulation the power consumption is estimated at the PLL's SST and for one period T re f of the reference signal.
The average power consumption from the transistor-level's VCO (or divider) is
When simulating the macromodel, in correspondence of values of v c (t) near to V c,sst,i , measures of i dd,V C O (t) are close to the transistor-level's ones; when far from these regions, the macromodel provides accurate results as more points are retained in the f out vsv c curve, by using the interpolation formula (7).
Phase noise: From the transistor-level simulation, the phase noise is not readily available and must be extracted with postprocessing techniques [26] . One of these is described next. Assume that the VCO's output period T out at SST is known, and define the i th cycle of the VCO's waveform as the time period T (t i ) = t i+1 − t i between two zero-crossings of the waveform at t i and t i+1 , with either positive or negative slope. Then:
1) compute the uncertainty in the zero-crossing time as
. . , n c − 1}, with n c = T sim,noise /T out the number of VCO's output cycles within a device-noise simulation of time T sim,noise , with, e.g., the method described in [27] ; 2) compute the time-domain phase noise as
The aforementioned process might bring additional numerical inaccuracies to the result and become expensive with increasing T sim,noise .
Instead, from simulating the macromodel, we directly compute the time-domain phase noise as
where 2π( f out,i − f out ) · t removes the phase offset from N · θ c (t) due to a (possible) difference between the actual SST frequency f out,i retained during the building phase of the macromodel and the f out corresponding to the locked PLL. The reason for this term is briefly explained in the following. From simulating the transistor level, we expect that at the PLL's steady state, with frequency f out , the VCO's output phase noise θ c,T L (t) due to perturbations at the control pin is slightly oscillating around V sst with sensitivity K sst . However, with our macromodel θ c (t) at SST is related to the triplet
is oscillating around a ramp with slope proportional to
Since we want d θ c (t)/dt ≈ d θ c,T L (t)/dt, this implies
By plugging (17) into d θ c (t)/dt, we have that
which, by adding the term 2π(
It is worth mentioning that we avoid the first two steps used for the transistor-level phase noise computation and reduce possible numerical errors. The only drawback is that, since during simulation we use a larger time-step length, we cannot see the tail of S θ,P L L ( f ) (the maximum readable frequency is related to the minimum time-step size [28] ). However, we have a remedy for that, that we present in what follows.
Period jitter: It is the variation of the VCO's perturbed output period from the nominal T out , characterized by the sequence { j (t i ) = T (t i ) − T out } i [6] , with T (t i ) same as in the phase noise factor's definition. Jitter is a stochastic process, so it is best expressed in terms of RMS value as
When simulating the PLL with the VCODIV, we eliminate the VCO's output and compute solutions with a larger time-step size, speeding up the analysis. Nevertheless, we can easily reconstruct the VCO's waveform as a fast post-processing procedure and extract the period jitter.
In fact, when building the macromodel the SST analysis allows to extract the Fourier coefficients of the VCO's output, which, at the end of a device-noise analysis, can be reconstructed in the time domain with a finer time grid and by using linear interpolation to extract the values of θ c (t) and θ noise,vco (t) between the time points retained during the simulation: (19) with f out the PLL's locking frequency. Equation (19) can be quickly evaluated as a post-processing routine, since it only requires interpolation of the phase-deviation solutions retained during the simulation, in the new time grid, and it is highly parallelizable. Besides, from (19) one can compute the VCO's phase noise spectrum, obtaining its tail.
Long-term jitter: It can be described as the variation in time of the cumulative period of adjacent n c -cycle samples. In other words, it is the set of n c -period jitter RMS values
Notice that, when k = 1 then j lt,R M S (1) = j per,R M S [20] .
For transistor-level's simulation, long-term jitter is extracted from the VCO's output; same can be done from the analysis with VCODIV, since we interpolate the VCO's output with (19) .
Lastly, to compare the accuracy of a factor of interest's set of values {x(t i )} i between the transistor-level (TL) and the macromodel (M) simulations, we define the relative error as
D. Guidelines
Here, we list the steps of our technique. The methodology is a prototype: we use the Eldo R circuit simulator (Mentor Graphics) and MATLAB to build the macromodel, then only Eldo for the time-domain simulations. However, the final target is to have a fully automated method, hence we highlight the critical points to accomplish this.
Assume that N h,vco and N h,div are the number of harmonics used by HB performed on VCO and divider, respectively, whose blocks are clearly identifiable from the netlist. Thus, build the model as explained in Section III-A, specifying tol f to check (8) at each switching point, and save the Fourier coefficients of the waveforms to be synthesized through (2); 5) compute the sensitivity in (4) with the PPV theory or by finite difference, as explained in Section III-A; 6) inspect the phase noise spectra of the VCO and divider to extract the parameters to be used in the macromodel (to evaluate the additional phase-deviation terms due to device noise) as explained in Section III-B, or use the PPV theory; 7) the macromodel's equations to use during the timedomain simulation are: (5), the phase law; (2), and (6) for noise-free or (9) for device-noise analysis, to reconstruct the VCODIV's output; (7) to interpolate the DC coefficients of the supply currents; (16) as an additional VCODIV's pin, to extract the phase noise. For the experiments presented in Section IV, we used Eldo in steps 1,2,3; the approximation of the original nonlinear f out vsv c curve with the PWL approach was implemented in MATLAB, basically extracting the switching points where (8) has to be checked (step 4), while using the sensitivities (computed with Eldo through the HB method); instead, the Fourier coefficients were saved in text files, properly stored by Eldo and used during simulation. After computing the phase noise shapes of the VCO and divider with Eldo, we obtain the corresponding power noise levels by knowing the values of S θ,vco ( f ) (step 6); finally, we run simulations of the PLL with the macromodel with Eldo.
In order to automate the methodology, some efforts are needed under a computer science viewpoint when parsing the netlist, to identify the VCO and divider blocks and perform the SST analyses. Instead, the routine to approximate the f out vsv c curve with the PWL approach and the extraction of the noise levels can be easily implemented in any available circuit simulator.
IV. RESULTS
We tested our method with the Eldo simulator and compare results against transistor-level simulations. Experiments were ran with an Intel R Xeon R CPU, 8 processors at 3GHz machine, on two industrial PLL frequency synthesizers with division ratio N = 25 and N = 50, respectively.
To validate the device-noise analysis so that noise from the circuit's components can be clearly discriminated from the numerical one, the simulator adaptively adjusts simulation tolerances (Newton, maximum time step). Tests can be done by looking at, e.g., the VCO's/divider's output frequency evolutions: after noise is injected at a specific simulation time tstart_noi se, the frequency's dynamic has a peak-to-peak intensity higher than the one characterizing the simulation before tstart_noi se.
A. N = 25
The first PLL has number of equations and active devices equal to 1271 and 1009, respectively. The simulation ending time is set to 20μ seconds (s) and to 1ms for the noise-free and the device-noise simulations, respectively. The reference signal is originally f re f 1 = 100MHz and swept to f re f 2 = 115MHz during the noise-free simulation to estimate the locking time.
To test the accuracy of the power consumptions, we choose tol f = 0.03 (3%) and compare the VCO's and divider's supply currents between the transistor level and macromodel within one period of the reference frequency, at some points. The algorithm retains 6 points in the f out vsv c curve, that we plot in Fig. 5 . The most time consuming routine was performing HB on the divider at 6 control voltage values, each of which requires 17s, together with an SST noise which takes 20s.
In Table I we show the error values of the VCO's and divider's supply currents, estimated with (21) in correspondence of some steady-state (SST), switching (SW) and SST-SW middle (MID) control voltage values. The power is then extracted with (15) with constant v dd . The best approximation is in correspondence of the SST point v c (t) = 0.323V, and the discrepancy between the DC Fourier coefficients extracted from the SST analysis (for the macromodel) and the average value of the currents with a transient nature (for the transistor level) is remarkable at the SST point v c (t) = 0.3931V; at the switching points, the linear interpolation routine works quite well; the worst case is at v c (t) = 0.3738V (MID). The interpolation process is more effective as more points are retained in the f out vsv c curve.
In Figs. 6 and 7, we show dynamics from a noise-free simulation of the VCO control voltage (Vc) and locking signals (Lk), respectively, for transistor level (TL) and macromodel (M). The waveforms are almost indistinguishable. Here, the PLL reaches the first locking condition at 4.6μs; at around t 1 = 6.7μs, we sweep to f re f 2 = 115MHz, then the PLL looses the lock and reaches another locked state at around t 2 = 8.6μs. Locking time is extracted as in (14) .
In Fig. 8 we show the PLL's phase noise from devicenoise time-domain simulations on the transistor level, obtained through the steps listed in Section III-C, and on the macromodel by computing the PSD on (16) . Simulation results match well from 200KHz to 200MHz (a maximum error of 4dB in this band). Because of the chosen simulation time interval, to obtain accurate near-carrier results one has to increase that interval. We cannot see the tail on the macromodel's S θ,P L L ( f ) because we compute solutions with a larger time step.
To have another reference for comparison, we also provide the phase noise from an SST noise analysis on the PLL at transistor level (SSTN). Fig. 9 plots the phase noise from the SST noise and from the PSD on the macromodel's θ P L Lout (t) Fig. 9 . Integer-25 PLL: phase noise (dB) from SST noise on transistor level (blue) and PSD on interpolated macromodel's θ P L Lout (t) (magenta).
in (16) , interpolated as a post-processing routine, to appreciate the phase noise's tail. We can see that results match very well up to 500MHz; instead, the phase noise's tail obtained from the time-domain simulation on the transistor level seems to be more accurate than the macromodel, compared with the SST noise (Fig. 8) . In Fig. 9 one can see the near-carrier phase noise due to flicker noise sources in the PLL and phasefrequency dector/charge pump blocks, and the "bump" in the PLL's bandwidth due to noise in the loop filter's resistor. However, we did not simulate noise from the PLL's reference signal, but this can be easily done by the simulator, for any noise analysis. PLL's noise levels depend on the technology under analysis (e.g., see [29] ).
However, it is hard to define which result represents the "truth", and the only way is to have measurements from the silicon. In fact, designers use a bunch of methods, together with experience, at different level of the design to test PLLs before the manufacturing process. Despite of the small differences shown in Figs. 8 and 9 , it's worth noticing that all the outcomes are very close to each other. Fig. 10 depicts the long-term jitter measurements. Results are very accurate for many adjacent VCO's cycles: we have an error of 8.5% on the period jitter (607 f s for the transistor level vs 665 f s for the macromodel), an error peak of 11% at k = 2 for the long-term jitter in (20) and for all other ks it stays around 5%.
In Table II , we report results of the macromodel's and the transistor-level's measurements for the locking time t lock (s), total PLL's power consumption P tot (Watt), S θ,P L L ( f ) (dB) with measures taken for some frequency decades, (RMS) period jitter and (RMS) long-term jitter for some VCO's cycles, as well as their relative errors with respect to transistorlevel's data. The total power consumption is evaluated at SST for T re f = 0.01μs and is mainly due to: the charge pump block (147, 09μW (TL) against 147, 05μW (M)), VCO (5.874mW (TL) against 5.946mW (M)) and divider (2.349mW (TL) against 2.415mW (M)). VCO and divider errors are small even because the average value of the supply currents from the transistor-level simulation are measured when the PLL is locked, so that the extracted DC Fourier coefficients used by the macromodel match them. Table III shows the retained time steps and the simulation times for the noise-free and device-noise simulations, with speedup factors. These include the time t build spent to build the macromodel with 6 points (for the noise-free analysis only, since it is a one-time cost). We can say that, for device-noise simulations the speedup factor tends to the PLL's division ratio N and is proportional to the reduction of computed time steps.
B. N = 50
This PLL has number of equations and active devices equal to 3936 and 1599, respectively. The simulation ending time is set to 170μs and to 0.5ms for the noise-free and device-noise simulations, respectively. The reference signal is originally f re f 1 = 10MHz and swept to f re f 2 = 14MHz during the noise-free simulation to estimate the locking time.
To build the macromodel, we set tol f = 0.05 (5%), obtaining 10 SST points to approximate the f out vsv c curve, that we show in Fig. 11 . In Table IV we show the error evaluated at some control voltage values. At v c (t) = 0.721V, where the transistor-level's and macromodel's control voltage dynamics match, we have the best accuracy during the PLL's transient period; at v c (t) = 0.5267V the approximation of the divider's supply current is worst because the control pin evolutions are not overlapped, as well as the transient nature of the transistor-level's currents is not properly represented by the SST nature of the macromodel; instead, at v c (t) = 1.223V the PLLs are close to the second SST (after the reference frequency sweep) and control pin dynamics match, so that errors are small. Again, the accuracy can be improved by retaining a higher number of SST points in the macromodel, e.g., by tightening tol f .
The time spent to build the macromodel is approximately equal to 32 minutes (min), to perform 10 times HB on the divider with a higher number of harmonics with respect to the previous experiment, and the SST noise on it to extract the noise power level (8 min). In fact, when the divider has a high ratio N, the CPU time to build the model might have an impact on the time performance of the noise-free, macromodel's simulation. However, since usually the devicenoise analysis is much more expensive, it dominates the time spent in forming the model. Figs. 12 and 13 show the transistor-level's (TL) and macromodel's (M) control voltage and locking signal, respectively, which match with a good accuracy.
In Fig. 14 we plot the phase noise shapes obtained with the steps in Section III-C on the transistor level and on the interpolated θ P L Lout (t) by computing the PSD on (16) . Because of possible inaccuracies due to the first two post-processing steps in obtaining the transistor-level's phase noise, we also show the phase noise from an SST noise on the transistor-level PLL (SSTN): we can note this last curve lies in between the first two, thus statistically reducing the discrepancy between the results obtained with the macromodel and transistor-level time-domain simulations, which stays below 7dB. The SST noise analysis performed to extract the phase noise spectrum is local truncation error-free, and it gives a reliable estimation of the PLL's phase noise.
Lastly, in Fig. 15 we depict the long-term jitter. The results show that the curves differ for some k in (20) , with a peak error of 30%. However, because of the considerations done for the phase noise plots and since the PLL's long-term jitter is directly related to its phase noise [20] , differences in jitter values should be smaller as well.
In Table V , we report results on the accuracy of the macromodel's and transistor-level's measurements. The total power consumption is evaluated at SST for T re f = 0.1μs and is mainly due to: the charge pump block (119.67μW (TL) against 101.77μW (M)), bias block (10.35μW (TL) against 10.35μW (M)), VCO (2.997mW (TL) against 2.996mW (M)) and divider (200.79μW (TL) against 209.75μW (M)). Table VI shows simulation times and speedup factors.
The speedups we obtain with our macromodel are smaller than those appearing in the literature. For instance, in [19] they obtain a speedup factor of almost 300x for noise-free analysis, at a verification level. In [30] the authors obtain the phase noise at the PLL's VCO output with an accurate macromodel and a speedup of 600x. This is suitable for verification level assuming the PLL is in SST. The same is done in [1] , where a very good phase noise approximation is extracted from an approach using macromodels, resulting in a speedup proportional to the divider's ratio. However, we stress the fact that with our approach we can estimate metrics of a PLL from both its transient and SST behavior.
V. CONCLUSIONS
We have presented a method to speedup time-domain simulations of industrial integer-N PLLs, while accurately extracting locking time, average power consumptions, phase noise and jitter, whereas previous works in the literature are not able to extract all of them. The speedup factors are satisfying, especially when the divider's ratio is high and for PLLs working at GHz frequencies.
In the second experiment, we have experienced some inaccuracies in the estimation of the jitter obtained with our method, compared to results obtained from post-processing the transistor-level PLL's output waveform. This procedure is not error-free, so it is hard to define a clear reference for comparison and the only way is to have measurements from the silicon. However, we have shown phase noise estimations from different methods and that they are close to each other, thus reducing the discrepancies, like those in the long-term jitter.
The piecewise linear approach could be adopted for other multi-rate circuits, e.g., Switching-Mode Power Supplies. A macromodel for these systems could be created, with a law characterized by the sensitivity of the output model (e.g., duty cycle of the signal driving the switch in a buck converter), with respect to variations at the input (e.g., circuit's output voltage), while removing the fast-varying dynamics.
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